Return to Article Details Integrating Power-Saving Techniques into Design for Testability of Semiconductors for Power-Efficient Testing Download Download PDF