Vijayaprabhuvel Rajavel, “Integrating Power-Saving Techniques into Design for Testability of Semiconductors for Power-Efficient Testing”, tajet, vol. 7, no. 03, pp. 243–251, Mar. 2025.