Vijayaprabhuvel Rajavel. Integrating Power-Saving Techniques into Design for Testability of Semiconductors for Power-Efficient Testing. tajet 2025, 7, 243-251.